RTL_Notes Notes I made on RTL design and verification. Currently has verilog, system verilog and formal verification notes Languages Verilog System verilog Techniques Formal verification Tools Yosys