Skip to content
View RaviFrenustech's full-sized avatar

Block or report RaviFrenustech

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Content in all repositories owned by your account will be closed.
Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
RaviFrenustech/README.md
  • 👋 Hi, I’m Ravi Kumar Pathak
  • 👀 I’m interested in ... Anything related to Digital Design Flow(Behavioral, Structural, Physical)..
  • 🌱 I’m currently learning ... Advance concepts on Transmission Protocals (UART, SPI, I2C,DSI), FPGA Design & Architecture and ASIC & FPGA Flow..
  • 💞️ I’m looking to collaborate on ... RTL coding, Static Checks(Lint, CDC, FSM), Synthesis(Constraints, Optimization, Timing)...
  • 📫 How to reach me ... rkp21423@gmail.com ravi.pathak@frenustech.com

I am electronics & instrumentation engineer with Outstanding analytical and problem-solving capabilities. Tireless work ethic. Committed to project completion. Strong organizational capabilities. Work well under pressure during fast paced and stressful situations. Take pride in ability to motivate, energize and lead to successful outcomes. Genuine team player; committed to organizational success. Skilled at maintaining positive customer relationships while working to resolve problems. Effective communicator, both oral and written. Willing to Learn & Adapt new Technology and Solution.

Popular repositories Loading

  1. DE-Basic-Verilog-Code DE-Basic-Verilog-Code Public

    Verilog

  2. RaviFrenustech RaviFrenustech Public

    Config files for my GitHub profile.

  3. Basic-Digital-Electronics-Concept Basic-Digital-Electronics-Concept Public