An AES-128 encryption module in CTR mode with APB interface, implemented in Verilog for FPGA-based secure data communication systems.
-
Updated
May 29, 2025 - Verilog
#
apb-interface
Here is 1 public repository matching this topic...
Add this topic to your repo
To associate your repository with the apb-interface topic, visit your repo's landing page and select "manage topics."