icc2

Here are 3 public repositories matching this topic...

End-to-end RTL to GDSII ASIC physical design implementation at 28nm using Synopsys DC and ICC2 with full timing closure and DRC clean signoff.

asic routing synthesis cts placement vlsi-physical-design pnr cmos digitaldesign icc2 floorplanning designcompiler timing-closure rtl-to-gdsii

Extract embedded ICC color profiles from files

color image embedded extract file icc color-profile icc2 icc4

An RTL-to-GDSII ASIC Flow Project Design, simulate, synthesize, and layout a full 1×8 demux for 8-bit data — all the way from Verilog to GDSII.

asic rtl verilog synthesis hdl vlsi digital-design demux icc2 floorplanning hardware-design clock-tree-synthesis rtl-to-gdsii design-compiler

Add a description, image, and links to the icc2 topic page so that developers can more easily learn about it.

To associate your repository with the icc2 topic, visit your repo's landing page and select "manage topics."